

SIDDHARTH INSTITUTE OF ENGINEERING AND TECHNOLOGY :: PUTTUR

Siddharth Nagar, Narayanavanam Road – 517583

OUESTION BANK (DESCRIPTIVE)

Subject with Code: LDICA (20EC0411)

Course & Branch: B.Tech – ECE

Year &Sem: II-B.Tech & II-Sem Regulation: R20

UNIT –I OP AMP CHARACTERISTICS AND LINEAR APPLICATIONS

w the Op-Amp Symbol & Mention the terminals. ne Virtual Ground Property. npare and contrast the ideal and practical Op-Amp of IC 741. ermine the output voltage of a differential Amplifier for the input voltages $00\mu V & 240\mu V$. The Differential gain of the amplifier is 5000.the value of CMRR is 100. w the block diagram of Op-Amp and explain each block. lain any two DC characteristics of Op-Amp with relevant expressions.	[L1] [C01] [L1] [C01] [L2] [C01] [L3] [C01]	[2M]]2M] [6M] [6M]
pare and contrast the ideal and practical Op-Amp of IC 741. ermine the output voltage of a differential Amplifier for the input voltages 00μV & 240μV. The Differential gain of the amplifier is 5000.the value of CMRR is 100. w the block diagram of Op-Amp and explain each block.	[L2] [C01] [L3] [C01]	[6M]
ermine the output voltage of a differential Amplifier for the input voltages 00μV & 240μV. The Differential gain of the amplifier is 5000. the value of CMRR is 100. w the block diagram of Op-Amp and explain each block.	[L3] [CO1]	
00μV & 240μV. The Differential gain of the amplifier is 5000. the value of CMRR is 100. w the block diagram of Op-Amp and explain each block.		[6M]
CMRR is 100. w the block diagram of Op-Amp and explain each block.		
w the block diagram of Op-Amp and explain each block.		J.
lain any two DC characteristics of Op-Amp with relevant expressions.	[L1] [CO2]	[6M]
	[L2] [CO3]	[6M]
cuss about AC characteristics of an Op-Amp with relevant expressions.	[L2] [CO3]	[4M]
the features of Op-Amp.	[L1] [CO1]	[2M]
ve the output voltage for Inverting adder.	[L3] [CO4]	[6M]
ve the output voltage for non-Inverting adder	[L3] [CO4]	[6M]
an Op-amp acts as a Differential amplifier? Justify.	[L2] [CO4]	[8M]
te the Applications of an Op-Amp.	[L1] [CO4]	[4M]
n neat sketch explain the operation of an Instrumentation amplifier.	[L3] [CO4]	[8M]
lain the operation of an Inverting A.C Amplifier.	[L2] [CO4]	[4M]
		[4M]
		[8M]
		[6M]
	[L2] [CO4]	[6M]
	[L3] [CO4]	
Differentiator.		[6M]
ntegrator.		[6M]
lain the followings with neat sketch.	[L2] [CO4]	
nverting comparator.		[4M]
		[4M]
	[L2] [CO4]	[4M]
	lain about the Non-Inverting A.C Amplifier. w the circuit and explain the working of Voltage to current converter. w the circuit and explain the working of Current to voltage converter. lain about the operation of sample and hold circuit with relevant veforms and neat sketch. ve the output expressions of the following. Differentiator. Integrator. lain the followings with neat sketch. Inverting comparator. Won-Inverting comparator. Sussabout Schmitt trigger with neat circuit diagram and waveforms.	w the circuit and explain the working of Voltage to current converter. w the circuit and explain the working of Current to voltage converter. L1] [CO1] w the circuit and explain the working of Current to voltage converter. L2] [CO4] lain about the operation of sample and hold circuit with relevant veforms and neat sketch. ve the output expressions of the following. Differentiator. Italian the followings with neat sketch. Inverting comparator. Won-Inverting comparator.

<u>UNIT –II</u> <u>ACTIVE FILTERS, OSCILLATORS & TIMERS</u>

1	a)	Define Filter.	[L1] [CO1]	[2M]
1	b)	Draw the circuit of a 1 st order low pass Butterworth filter and discuss its	[L1] [CO4]	[10M]
	D)	transfer function.		[IUIVI]
2	a)		[L1] [CO1]	[2M]
4		List the types of Filters.		
	b)	Derive the gain of a 1 st order high pass Butterworth filter	[L3] [CO4]	[10M]
3	a)	Compare the low pass and high pass filters.	[L4] [CO1]	[6M]
	b)	Sketch the frequency response of narrow band pass filter for various input	[L3] [CO4]	[6M]
		frequencies.		
4	a)	Explain wide band pass filter with neat circuit diagram.	[L2] [CO4]	[6M]
	b)	Illustrate the operation of wide Band-Reject Filter.	[L3] [CO4]	[6M]
5	a)	Differentiate Band pass and Band-Reject Filter.	[L4] [CO4]	[6M]
	b)	Why All pass filter is called delay equalizer with neat diagram explain it.	[L4] [CO4]	[6M]
6	a)	Define Oscillator. List the types of oscillators	[L1] [CO1]	[4M]
	b)	Derive the frequency of RC phase shift oscillator using Op-Amp	[L3] [CO4]	[8M]
7	a)	Derive the frequency of Wein Bridge Oscillator using Op-Amp	[L3] [CO4]	[8M]
	b)	Discuss the pin diagram of 555 timer.	[L2] [CO2]	[4M]
8	a)	Explain the functional block diagram of 555 timer.	[L2] [CO2]	[10M]
	b)	Discuss about the Discharge and control voltage pin role in the 555 timer.	[L2] [CO2]	[2M]
9	a)	With the help of schematic diagram explain how 555 timer can be used as	[L4] [CO4]	[6M]
		Monostable multivibrator.		
	b)	Explain the operation of Astable multivibrator using 555 timer and also	[L2] [CO4]	[6M]
		derive the expression for frequency of oscillation.		_
10	a)	Draw the free running oscillator using 555 timer and also derive the	[L3] [CO2]	[8M]
		expression for frequency of oscillation.		
	b)	List out any four application of multivibrator.	[L1] [CO1]	[4M]

UNIT –III PHASE LOCKED LOOPS, CONVERTERS & CMOS LOGIC

1	a)	Draw and Explain about the block schematics of PLL.	[L2][CO2]	[8M]
	b)	Define PLL and List the applications of PLL.	[L1][CO1]	[4M]
2	a)	Draw and Explain the block diagram of Monolithic IC 565.	[L2][CO2]	[6M]
	b)	Explain the basic structure of DAC.	[L2][CO2]	[6M]
3	a)	Draw and explain the weighted resistor DAC.	[L2][CO4]	[6M]
	b)	Draw and explain the operation of R-2R DAC.	[L2][CO4]	[6M]
	a)	List the types of ADC.	[L1][CO1]	[2M]
4	b)	Explain about parallel comparator ADC with neat block diagram.	[L2][CO4]	[10M]
5		Explain about counter type ADC with neat block diagram.	[L2][CO4]	[12M]
6	a)	The basic step of a 9-bit DAC is 10.3 mV. If "000000000" represents 0V.	[L1][CO3]	[3M]
		What output is produced if the input is "101101111"?		
	b)	Explain about flash type ADC.	[L2][CO4]	[9M]
7		Draw and explain successive approximation type ADC with an Example.	[L2][CO4]	[12M]
	a)	Draw the circuit diagram of Dual Slope ADC and explain its working with	[L2][CO4]	[9M]
8		neat sketch.		
	b)	Write any three specifications of DAC/ADC?	[L1][CO1]	[3M]
9	a)	Draw the circuit diagram of basic CMOS gate and explain its operation.	[L2][CO5]	[4M]
	b)	Explain the bi-polar logic family.	[L2][CO5]	[4M]
	c)	Explain about different logic gates using transistor Logic.	[L3][CO5]	[4M]
10	a)	Discuss about low voltage CMOS and Interfacing.	[L2][CO5]	[6M]
	b)	Explain in detail about basic ECL logic circuit.	[L2][CO5]	[6M]

R20

UNIT –IV HARDWARE DESCRIPTION LANGUAGES

1	a)	Explain the HDL Digital design flow.	[L2][CO5]	[6M]
	b)	Explain about VHDL program structure.	[L2][CO5]	[6M]
2	a)	Explain the various data types supported by VHDL. Give the necessary	[L2][CO5]	[6M]
		examples.		
	b)	Discuss about constants and arrays with an example?	[L2][CO6]	[6M]
3	a)	Write the syntax for functions and procedures with an example?	[L1][CO6]	[6M]
	b)	Explain about libraries and packages.	[L2][CO5]	[6M]
4	a)	Write about structural design elements with an example.	[L3][CO6]	[12M]
	b)	Design the logic circuit and write a VHDL program for the following	[L4][CO6]	[6M]
		function. F (P) = Σ A, B, C, D (1,5,6,7,9,13) + d (4,15) using structural model.		
5	a)	Write about data flow design elements with an example.	[L3][CO6]	[6M]
	b)	Write a VHDL entity and Architecture for the following function.	[L4][CO6]	[6M]
		F(x) = (a + b) (c+d) Also draw the relevant logic diagram.		
6		Design the logic circuit and write VHDL program for the following function.	[L4][CO6]	[12M]
		$F(X) = \Sigma A, B, C, D(0, 2, 5, 7, 8, 10, 13, 15) + d(1, 6, 11).$		
7		Design the logic circuit and write VHDL program for the following function.	[L4][CO6]	[12M]
		$F(Y) = \Pi A, B, C, D (1, 4, 5, 7, 9, 11, 12, 13, 15).$		
8		Design the logic circuit and write VHDL program for the following function.	[L4][CO6]	[12M]
		$F(Y) = \Sigma A, B, C, D (1, 4, 5, 7, 9, 11, 12, 13, 15).$		
9		Explain in detail different modeling styles of VHDL with suitable examples.	[L2][CO6]	[12M]
10	a)	Explain the behavioral design elements of VHDL.	[L2][CO5]	[6M]
	b)	What is the importance of time dimension in VHDL and explain.	[L2][CO5]	[6M]

UNIT –V COMBINATIONAL & SEQUENTIAL LOGIC DESIGN PRACTICES

1	a)	Design a 4 to 16 decoder with 74×138 IC's.	[L3][CO6]	[6M]
1	b)	Write a VHDL program for the above design.	[L4][CO6]	[6M]
2	a)	Explain the operation of standard IC for 3X8 decoder with necessary truth	[L2][CO6]	[6M]
2	a)	table and internal architecture.		[OIVI]
	1. \		[] 1][CO(1	[(N / []
	b)	Write a VHDL code for the above Decoder	[L1][CO6]	[6M]
3		Design a priority encoder that can handle 32 requests. Use 74×148 and	[L3][CO6]	[12M]
		required discrete gates. Provide the truth table and explain the operation.		
4	a)	Draw the logic symbol of 74 x 85, 4-bit comparator and write a VHDL code	[L1][CO6]	[6M]
		for it.		
	b)	Design a 16-bit comparator using 74×85 ICs	[L3][CO5]	[6M]
5	a)	With the help of logic diagram explain 74×157 multiplexer.	[L4][CO6]	[6M]
	b)	Write a VHDL code for the above IC in data flow style.	[L4][CO5]	[6M]
6	a)	Design a Full adder with Half adder's logic circuit.	[L3][CO6]	[6M]
	b)	Write VHDL code for the above design in structural model.	[L4][CO5]	[6M]
7	a)	Distinguish between latch and flip flop. Show the logic diagram for both.	[L4][CO6]	[6M]
		Explain the operation with the help of function table.		
	b)	Write a VHDL code for a D-flip flop in behavioral model.	[L4][CO5]	[6M]
8	a)	Design a synchronous 4-bit up counter.	[L3][CO6]	[6M]
	b)	Write a VHDL code for the above design.	[L4][CO5]	[6M]
9	a)	Distinguish between the synchronous and asynchronous counters.	[L4][CO6]	[6M]
	b)	Design an 8-bit serial in and parallel out shift register.	[L3][CO6]	[6M]
10		Design an 8 -bit serial in and serial out shift register and write a VHDL code for it.	[L3][CO6]	[12M]